

SSCL9DN40GN6

Dual N-Channel Enhancement Mode MOSFET

Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	ID
401/	+ 201/	9mΩ@10V	54A
40V		12mΩ@4.5V	54A

> Description

This device is N-Channel enhancement MOSFET. Uses SGT technology and design to provide excellent RDSON with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit.


100% UIS + ΔVDS + Rg Tested!

- Applications
- Motor Drive Control
- DCDC Conversion
- Power Supplies
- Synchronous Rectification


> Ordering Information

Device	Package	Shipping	
SSCL9DN40GN6	PDFN5X6-8L	5000/Reel	

> Pin Configuration



PDFN5X6-8L



Pin Configuration (Top View)



<u>Marking</u>

(XXYY: Internal Traceability Code)





Symbol	Parameter	Ratings	Unit		
V _{DSS}	Drain-to-Source Volta	Drain-to-Source Voltage		V	
V _{GSS}	Gate-to-Source Volta	Gate-to-Source Voltage		V	
		Tc=25℃	54	Δ.	
ID	Continuous Drain Current ^d	T _C =100 ℃ T _A =25 ℃ T _A =70 ℃	29	A	
	Continuous Drain Current ^a	T _A =25℃	12		
IDSM		T _A =70℃	8.8	A	
Ідм	Pulsed Drain Curren	Pulsed Drain Current ^b			
		Tc=25℃	42	14/	
PD	Power Dissipation ^c	$T_{c}=25^{\circ}C$ $T_{c}=100^{\circ}C$ $T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$ $T_{c}=100^{\circ}C$ $T_{c}=100^{\circ}C$ $T_{c}=100^{\circ}C$ $T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$ mH Single Pulse mH Single Pulse	17	W	
_	Power Dissipation ^a	T _A =25℃	2.1		
Pdsm		T _A =70℃	1.3	W	
las	Avalanche Current ^b L=0.5mH Single Pulse		12	A	
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		36	mJ	
TJ	Operation junction temperature		-55~150	\$	
Tstg	Storage temperature range		-55~150	°C	

> Absolute Maximum Ratings ($T_A=25^{\circ}$ unless otherwise noted)

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
Reja	Junction-to-Ambient Thermal Resistance ^a	60	°C/W
R _{θJC}	Junction-to-Case Thermal Resistance	3	C/ V

Note:

- a. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with T_A=25 °C.The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.




> Electrical Characteristics (T_A=25 $^\circ\!\!\!\!{}^\circ\!\!\!{}^\circ$ unless otherwise noted)


Deveneeter	Cumhal	Test Canditions	Min	True	Max	11
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V(BR)DSS	$V_{GS} = 0V, I_D = 250\mu A$	40			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	V_{DS} = V_{GS} , I_D = 250 uA	1	1.7	2.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 12A		9	13	
Diam-Source On-Resistance		V _{GS} = 4.5V, I _D = 10A		12	17	mΩ 17
Zero Gate Voltage Drain Current	loss	V _{DS} = 40V, V _{GS} = 0V			1	μA
Gate-Source Leak Current	lgss	V_{GS} = ±20V, V_{DS} = 0V			±100	nA
Transconductance	G _{FS}	V _{DS} = 5V, I _D = 12A		30		S
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = 12A		0.8	1.3	V
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		1.5		Ω
Input Capacitance	Ciss			830		pF
Output Capacitance	Coss	$V_{DS} = 20V, V_{GS} = 0V,$		340		
Reverse Transfer Capacitance	Crss	f = 1MHz		7.0		
Total Gate Charge	Q _G	N/ 40X/X/ 00X/		18		
Gate to Source Charge	Q _{GS}	$V_{GS} = 10V, V_{DS} = 20V,$		4.0		nC
Gate to Drain Charge	Q _{GD}	- I _D = 12A		3.6		
Turn-on Delay Time	T _{D(ON)}			7.0		
Rise Time	Tr	V _{GS} = 10V, V _{DS} = 20V,		3.5		
Turn-off Delay Time	T _{D(OFF)}	I _D = 12A, R _G = 3Ω		23		ns
Fall Time	T _f			5.6		
Diode Recovery Time	Trr	I _F =12A, di/dt=100A/us		15		ns
Diode Recovery Charge	Qrr	l _F =12A, di/dt=100A/us		24		nC




5

Typical Performance Characteristics (T_A=25℃ unless otherwise noted) \triangleright










Gate-Source Voltage vs. Gate charge

/ 7 4







Safe Operating Area vs. Junction-to-Ambient



SSCL9DN40GN6

> Package Information





Symbol	MILL IMETER			
	Min	Nom	Max	
A	0.9	1.10	1.20	
b	0.25	0.30	0.5	
С	0.20	0.25	0.35	
D	4.80	5.00	5.20	
D1	1.50	1.70	1.80	
E	5.90	6.00	6.30	
E1	5.60	5.75	5.90	
е	1.27BSC			
Н	0.48	0.58	0.80	
K	0.50	0.60	0.70	
L	0.50	0.60	0.84	
L1	0.10	0.15	0.30	
М	3.30	3.48	3.67	
S	12° BSC			



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.